

An Efficient Carry Select Adder with Reduced Area and Low Power Consumption

Tumma Swetha

M.Tech student, Asst. Prof.

*Department of Electronics and Communication Engineering
S.R Engineering College, Warangal, Andhra Pradesh, India*

K.Navatha

Asst. Prof.

*Department of Electronics and Communication Engineering
S.R Engineering College, Warangal, Andhra Pradesh, India*

Abstract- Carry Select Adder (CSLA) is one of the fastest adders used in many data-processing processors to perform fast arithmetic functions. From the structure of the CSLA, it is clear that there is scope for reducing the area and power consumption in the CSLA. This work uses a simple and efficient gate-level modification to significantly reduce the area and power of the CSLA. Based on this modification 8-, 16-, 32-, and 64-bit square-root CSLA (SQRT CSLA) architecture have been developed and compared with the regular SQRT CSLA architecture. The proposed design has reduced area and power as compared with the regular SQRT CSLA with only a slight increase in the delay. This work evaluates the performance of the proposed designs in terms of delay, area, power, and their products by hand with logical effort and through custom design and layout in 0.18- μ m CMOS process technology. The results analysis shows that the proposed CSLA structure is better than the regular SQRT CSLA.

Keywords – — CSLA, ASIC, Power and area efficient, BEC

I. INTRODUCTION

In VLSI system design the design of area and power efficient high speed logic systems are most essential. In digital adders, the speed of addition is limited by the time required to propagate a carry through the adder. The sum for each bit position in an elementary adder is generated sequentially only after the previous bit position has been summed and a carry propagated into the next position. The CSLA is used in many systems to overcome the problem of carry propagation delay by independently generating multiple carries and then select a carry to generate the sum. But the CSLA is not area efficient because it uses multiple pairs of Ripple Carry Adders (RCA) to generate partial sum and carry by considering carry input $c_{in} = 0$ and $c_{in} = 1$, then the multiplexers are used to get final sum and carry are used. The Binary to Excess-1 converter (BEC) is used instead of RCA with $C_{in} = 1$ in the regular CSLA to achieve lower area and power consumption. The main advantage of this BEC logic comes from the lesser number of logic gates than Full Adder (FA) structure.

II. CALCULATION OF DELAY AND AREA OF THE BASIC ADDER BLOCKS

The AND, OR and INVERTER (AOI) implementation of XOR gate is shown in fig.1. The operations of gates between the dotted lines are performing the operations in parallel and the numeric representation of each gate indicates the delay.




Figure 1. delay and area evaluation of XOR gate

III. BINARY EXCESS-1 CONVERTER

To reduce the area and power consumption Binary Excess-1 converter instead of RCA with $C_{in} = 1$. This is the main concept of the paper, so as to reduce delay compared to regular SQR CSLA. To replace the n-bit RCA, an n+1 bit BEC is required. A structured and the function table of a 4-bit BEC are shown in fig 2 and table II, respectively. Fig 3 illustrates how the basic function of the CSLA is obtained by using the 4-bit BEC together with the mux. One input of the 8:4 mux gets as its input (B3, B2, B1, and B0) and another input of the mux is the BEC output. This produces the two possible partial results in parallel and the mux is used to select either the BEC output or the direct inputs according to the control signal cin. The Boolean expressions of the 4-bit BEC is listed as

$$\begin{aligned} X_0 &= \sim B_0 \\ X_1 &= B_0 \wedge B_1 \\ X_2 &= B_2 \wedge (B_0 \& B_1) \\ X_3 &= B_3 \wedge (B_0 \& B_1 \& B_2) \end{aligned}$$

IV. DELAY AND AREA EVALUATION METHODOLOGY OF REGULAR 16-B SQR CSLA

The structure of the 16-bit regular SQR CSLA is shown in fig 4. It has five groups of different size RCA. The delay and area evaluation of each group are shown in fig 6, in which the numerical specify the delay values

e.g., sum2 requires 10 gate delays.

$$\text{Mux} = 12(3 \times 4)$$

The estimated maximum delay and area of the other groups in the regular SQR CSLA are evaluated and listed in table shown in fig . We again split the structures into five groups. The delay and area evaluation of each group are shown in below fig.




Figure 2: 4 bit BEC with 8:4 mux

Table 1: Function table of 4 b BEC

B[3:0]	X[3:0]
0000	0001
0001	0010
⋮	⋮
1110	1111
1111	0000




Figure 2 :regular 16 b SQR T CSLA




Figure 3 Modified 16 b SQR T CSLA

V. METHOD PROPOSED BASED ON THE BEC

1) The group2[infig 7(a) has one 2-b RCA which has 1FA and 1HA for cin = 0. Instead of another 2-b RCAwith cin =1 a 3-b BEC is used which adds one to the output from 2-b RCA. Based on the consideration of delay values of table I,the arrival time of selection input c1[time(t) = 7] of 6:3 mux is earlier than the s3[t = 9] and c3[t = 10] and later than the s2[t = 4]. Thus , the sum3 and final c3[t = 10] and later than the s2[t = 4]. Thus, the sum3 and final c3(output from mux)are depending on s3 and mux and partial c3(input to mux) and mux,respectively. The sum2 depends on c1 and mux. FA = 13(1 * 13) inputs from the BEC's. thus , the delay of the remaining groups depends on the arrival time of mux selection input and the mux delay.For the remaining groups the arrival time of mux selection input is always greater than the arrival time of data

2)the area count of group2 is determined as follows: Gate

cont= 43(FA+ HA + Mux + BEC)

FA = 13(1 * 13)

HA = 6(1 * 6)

AND = 1

XOR = 10(2 * 5)

Mux = 12(3*4)

NOT = 1

3) Similarly, the estimated maximum delay and area of the other groups of the modified Sqrt CSLA are evaluated and listed in table IV. Comparing tables III and IV, it is clear that the proposed system is better in delay and area, simultaneously in power.




Figure 4 Delay and area evaluation of modified Sqrt CSLA in group 2, group 3, group 4, group 5




Figure 5 percentage reduction in the cell area, total power, power product, and area delay product (b) percentage of delay overhead

Table II. comparison of regular and modified SQR CSLA

Word Size	Adder	Delay (ns)	Area (μm^2)	Power (μW)			Power-Delay Product (10^{-15})	Area-Delay Product (10^{-21})
				Leakage Power	Switching power	Total power*		
8-bit	Regular CSLA	1.719	991	0.007	101.9	203.9	350.5	1703.5
	Modified CSLA	1.958	895	0.006	94.2	188.4	368.8	1752.4
16-bit	Regular CSLA	2.775	2272	0.017	263.7	527.5	1463.8	6304.8
	Modified CSLA	3.048	1929	0.013	235.9	471.8	1438.0	5879.6
32-bit	Regular CSLA	5.137	4783	0.036	563.6	1127.3	5790.9	24570.2
	Modified CSLA	5.482	3985	0.027	484.9	969.9	5316.9	21845.7
64-bit	Regular CSLA	9.174	9916	0.075	1212.4	2425.0	22246.9	90969.3
	Modified CSLA	9.519	8183	0.057	1025.0	2050.1	19514.9	77893.9

VI. CONCLUSION

When the comparison between the SQR CSLA and modified SQR CSLA is considered, there is the difference in simple approach is proposed in this paper to reduce the area and power of SQR CSLA architecture. The reduced number of gates of this work offers the great advantage in the reduction of area and also the total power. The compared results show that the modified SQR CSLA has delay, area and power of the 16-bit modified SQR CSLA are significantly reduced. Area and delay values of SQR CSLA and MODIFIED SQR CSLA are given below, which are evaluated based on the xilinx program of SQR and MODIFIED SQR CSLA

REFERENCES

- [1] K. Rawwat, T. Darwish, and M. Bayoumi, "A low power carry select adder with reduces area", *proc. Of Midwest symposium on circuits and systems*, pp. 218-221, 2001.
- [2] W. Jeong and K. Roy, "robust high- performance low power adder", *proc. of the Asia and South Pacific Design Automatin Conference*, pp. 503-506, 2003
- [3] D.C Chen, L. M. Guerra, E. H. Ng, M. Potkonjak, D.P. Schultz and J. M. Rabaey, "An integrated system for rapid prototyping of high performance algorithm specific data paths," in *Proc. Application specific Array Processors*, pp. 134-148, Aug 1992.
- [4] T.Y. Chang and M. J. Hsiao, " Carry Slect adder using ripple carry adder," *Electronics letters*, vol. 34, no. 22, pp. 2101-2103, oct. 1998
- [5] B. Ramkumar, H. M. Kittur, and P. M. Khannan, "ASIC implantation of modified faster Carry sav adder," *Eur. J. Sci. Res.*, Vol. 42, no. 1, pp 53-58, 2010.
- [6] Y. Kim "64-bit carry select adder with reduced area," *Electron. Lett.*, vol. 37, no. 10 , pp. 614-615, may 2001.
- [7] Milos D. Ercegovic and Thomas Lang, "Digital arthimetic," *Morgan Kaufmann, Elsevier INC*, 2004.
- [8] J. O. Bedrij, " Carry Select Adder," *IRE Trans. Electronic Computrs*, vol. 11, pp. 340-346, 1962.
- [9] R. Hashmain, "A new design for high speed and high density carry select adders." *Proceedings of IEEE Midwest Symp. On Circuits and Systems*, pp. 1300-1303, 2000.
- [10] Tamma. Swetha. K. Navatha, "An Efficient Carry Select Adder With Reduced Area And Low Power Consumption" in S.R Engineering College, 2013.