

# Comparative Study of V-I Characteristics by Replacing Low-K Dielectric ( $\text{SiO}_2$ ) with High-K Dielectric ( $\text{HfO}_2$ ) in Mosfet

Anurekha Mukherjee

*Department of Electronics and Communication Engineering  
Techno India Saltlake, Kolkata, West Bengal, India*

Aditi Tokder

*Department of Electronics and Communication Engineering  
Techno India Saltlake, Kolkata, West Bengal, India*

**Abstract** - In this paper, hafnium dioxide,  $\text{HfO}_2$ , one of the promising high-k dielectric films is studied. Capacitance-Voltage measurements were carried out to investigate properties such as oxide charges and interface trap charges that exist in the dielectric. The investigation has been carried out by experiment and modeling. With the advent of semiconductor technology in VLSI era, the channel length of a metal oxide semiconductor has drastically gone down. DIBL (Drain Induced Barrier Lowering) is one of the short channel effects which degrade the performance of a MOSFET with its down scaling. To understand this effect the study of the nature of surface potential and energy is very important. In this project an analytical model for threshold voltage of short channel MOSFETs is presented. For such devices, the depletion regions due to source/ drain junctions occupy a large portion of the channel, and hence are very important for accurate modeling. The proposed threshold voltage model is based on a realistic physically – based model for the depletion layer depth along the channel that takes into account its variation due to the source and drain junctions. With this, the unrealistic assumption of a constant depletion layer depth has been removed, resulting in an accurate prediction of the threshold voltage. The graphs between different parameters of  $\text{SiO}_2$  and  $\text{HfO}_2$  are verified against the simulator MATLAB and the comparative analysis of the features of the graph of both the oxides has been done.

**Keywords** – Channel Length, DIBL, Pocket doping, Threshold Voltage

## I. INTRODUCTION

Demand for larger scale integration of MOS circuits on a single chip urged of miniaturization of MOS devices. As the channel length shrinks, many short –channel effects were observed mainly reduction of threshold voltage, increased off-state leakage current and Drain-induced barrier lowering. Charge sharing model have been used to model the short-channel effects(SCEs).

The charge sharing model assumptions of constant surface potential and no divergence of electric field lines in the gate oxide are invalid for high drain and substrate biases. On the other hand, two-dimensional analysis has accurately predicted the values of threshold voltage of short channel MOSFET's and breakdown voltage. We have derived the analytical relations for surface potential, threshold voltage and longitudinal field. Without any assumption, we have proposed a model for short channel factor which shows the dependence on the channel width and drain voltage. The effect of charge carrier density is to raise the threshold voltage of submicron devices operating at any drain voltage. It is observed from our analysis that short-channel effect is more dominant in the sub-micron devices with thinner gate oxide. Our study also predicts that SCE in short channel device is more effective in presence of charge carrier density. It is also observed that the short channel factor shows a weak dependence on the substrate doping due to the inclusion of carrier charge density.

The continuing miniaturization of feature sizes in integrated circuits(ICs) has led to improvement of device performance and higher packing densities .The aim of scaling is to reduce total size and to increase overall functional density. As the channel length shrinks, many short-channel effects are introduced. The short channel effect can be reduced or can be reversed (reverse short channel effect; RSCE), by locally raising the channel doping near source and drain junctions. Not only this but also using HfO<sub>2</sub> (a high K dielectric) instead of SiO<sub>2</sub> is done for allowing further miniaturization.

A MOSFET device is considered to be short when the channel length is the same order of magnitude as the depletion layer widths of the source and drain junction. As the channel length is reduced to increase both the operation speed and the number of components per chip, the so-called short channel effects arise. So , the objectives of the project is to find out the threshold voltages for different channel lengths by constructing a threshold voltage shifting profile and observing the changes in current and threshold voltage by reducing the thickness of the insulating layer.

## II. PROPOSED ALGORITHM

### A. Graph Plotting between channel length and Threshold Voltage Without Varying Pocket Doping For SiO<sub>2</sub> & HfO<sub>2</sub>–

We have plotted a graph between threshold voltage and channel length for both the oxides (SiO<sub>2</sub> & HfO<sub>2</sub>) and have done a comparative study .As the channel length increases the threshold voltage increases but in case of SiO<sub>2</sub> the range of variation of threshold voltage is more (0.82 V to 0.855V) as compared to HfO<sub>2</sub>(0.1532V to 0.1548V).Charge sharing effect is reduced in case of HfO<sub>2</sub> because the junction depletion widths is reduced thus, punch through effect is reduced in case of HfO<sub>2</sub> and hence short channel effect is reduced and channel formation becomes easier.

$$\Delta V_{to} = 1/Cox[\sqrt{(2\epsilon_{Hf} q Na 2\phi_i)X_j/L[\sqrt{\{1+(2X_{ds}/L)\}}-1]}] \quad [\text{for HfO}_2]$$

$$\Delta V_{to} = 1/Cox[\sqrt{(2\epsilon_{Si} q Na 2\phi_i)X_j/L[\sqrt{\{1+(2X_{ds}/L)\}}-1]}] \quad [\text{for SiO}_2]$$

$$C_{ox} = 0.69384 \times 10^{-8} \text{ F/cm}$$

$$\phi_o = 0.6067 \text{ V}$$

$$\phi_{GC} = -0.90 \text{ V}$$

$$Q_{Bo} = -0.25242 \times 10^{-8} \text{ C}$$

$$Q_{Ox} = 6.4 \times 10^{-11} \text{ C/cm}^2$$


$$V_{to} = 0.15457 \text{ V}$$

$$\epsilon_{si} = 11.8 \times 8.85 \times 10^{-14}$$

$$\Phi_o = 0.6067 \text{ V}$$

$$X_{ds} = X_{dD} = 0.1057 \times 10^{-4} \text{ cm}$$

$$\Delta V_{to} = 0.0134/L$$

Figure 1. Graph Plot In MATLAB Between  $V_{th}$  vs  $L$  (without varying pocket dose) For  $\text{SiO}_2$  &  $\text{HfO}_2$ 

### B. Graph Plotting between channel length and Threshold Voltage Varying Pocket Doping For $\text{SiO}_2$ & $\text{HfO}_2$ —

We have plotted a graph between threshold voltage and channel length for both the oxides ( $\text{SiO}_2$  &  $\text{HfO}_2$ ) and have done a comparative study. As the channel length increases the threshold voltage decreases in the opposite direction then increases. The threshold voltage variation is more in case of  $\text{SiO}_2$  (0V to 0.30V) than in  $\text{HfO}_2$  (0V to -0.12V). The substrate doping concentration at the drain and source edges are increased called as 'halo' or 'pocket' which reduces DIBL and charge sharing effect which is lesser in case of  $\text{HfO}_2$  than  $\text{SiO}_2$ .

The off state current becomes less sensitive to channel length variation in  $\text{SiO}_2$  than  $\text{HfO}_2$ . Channel edges are heavily doped and junction depletion widths are smaller which reduces the punch through possibility more in case of  $\text{HfO}_2$ .

Part A of the graph shows the reduction of the channel length causes reduction in threshold voltage in reverse direction with respect to effective channel length. This phenomenon is called RSCE (Reverse Short Channel Effect). Therefore, for hafnium oxide we can reduce the channel length 0.44  $\mu\text{m}$  more as compared to silicon dioxide 0.5  $\mu\text{m}$ .

Part B of the graph shows that the drain current is controlled by 2D electric fields, in which the vertical electric field component due to drain to source voltage results in the reduction of threshold voltage. For hafnium oxide the threshold voltage is reduced, lesser threshold voltage is required to cause inversion.

$$N_{eff} = N_{sub}(1 - L_p/L) + (N_{pm}L_p)/L$$

$$N_{sub} = 5 \times 10^{12} / \text{cm}^3$$

$$L_p = 25 \times 10^{-7} \text{ cm}$$

$$L = 0.8 \text{ to } 0.1 \text{ cm}$$

$$\Phi_F = KT/q \ln(N_{eff}/n_i)$$

$$V_t = t_{ch} [2qN_{eff}(2\Phi_F - V_{bs} - V_{gt}/\Theta)]$$

$$\Delta V_{to} = 0.0134/L$$




Figure 2. Algorithm for plotting graph between  $V_{th}$  and  $L$  For  $\text{SiO}_2$  &  $\text{HfO}_2$  Varying Pocket Doping

### C. Graph Plotting algorithm between Thickness of Oxide Layer and Threshold Voltage For $\text{SiO}_2$ & $\text{HfO}_2$ –

In this project we have plotted graph between  $V_{th}$  (threshold voltage) and  $t_{ox}$  (thickness of the oxide) layer for both  $\text{HfO}_2$  (Hafnium di-oxide) and  $\text{SiO}_2$  (silicon di-oxide) and the comparative study has been done between them. As the thickness of the insulating layer is increased, the threshold voltage is also increased  $C = K\epsilon_0 A/d$  determines the

relation between dielectric constant and the thickness of the oxide layer. The High K dielectric provides higher capacitance and hence the device current is also large. This is essential for maximizing circuit speed.

The threshold voltage is reduced for  $\text{HfO}_2$  whose dielectric constant is higher than  $\text{SiO}_2$ .

$$V_{th} = \phi_{ms} - Q_{ec} / (\epsilon \text{HfO}_2 / t_{ox}) + 2\phi_f + \sqrt{(2\epsilon_{si} q Na 2\phi_f) / (\epsilon \text{HfO}_2 / t_{ox})} \quad [\text{for } \text{HfO}_2]$$

$$V_{th} = \phi_{ms} - Q_{ec} / (\epsilon \text{SiO}_2 / t_{ox}) + 2\phi_f + \sqrt{(2\epsilon_{si} q Na 2\phi_f) / (\epsilon \text{SiO}_2 / t_{ox})} \quad [\text{for } \text{SiO}_2]$$

$$t_{ox} = 0.5 \text{ to } 4 \text{ nm}$$

$$\phi_{ms} = -0.953 \text{ V}$$

$$\phi_f = 0.350 \text{ V}$$

$$Q_{ec} = 5 \times 10^{10} \times 1.6 \times 10^{-19} \text{ C}$$

$$\epsilon \text{HfO}_2 = 19.6 \times 8.85 \times 10^{-14}$$

$$\epsilon_{si} = 11.8 \times 8.85 \times 10^{-14}$$

$$Na = 10^{16} \text{ cm}^{-3}$$

$$q = 1.6 \times 10^{-19} \text{ C}$$




Figure3. Algorithm for Plotting Graph between  $V_{th}$  and  $t_{ox}$  For  $\text{SiO}_2$  &  $\text{HfO}_2$  Varying Pocket Doping

#### D. Graph Plotting algorithm between Drain Current and Thickness of Oxide Layer for $\text{SiO}_2$ & $\text{HfO}_2$ –

In this project we have plotted graph between  $I_d$  (Drain Current) and  $t_{ox}$  (thickness of oxide layer) for both  $\text{SiO}_2$  and  $\text{HfO}_2$  which shows that as the thickness is decreasing the drain current increases slowly but after a certain

period the curve increases sharply . Positive  $V_{ds}$  is applied to drag out the electrons from source to drain and as a result the drain current flows. Thickness is increased and almost constant charges flows from source to drain.

In the case of  $HfO_2$  (High k dielectric)  $V_{ds}$  is constant. If the thickness of the insulating layer is very small then the resistivity of the insulating layer decreases as a result more charges are induced in the channel and dragged to the drain. Thickness is increased and almost constant charges flows from source to drain. The high k material causes larger capacitance and produces larger output current.

$$I_d = (\epsilon HfO_2 / t_{ox}) (W/L) (V_{gs} - V_t) V_{ds} - V_{ds}^2 / 2 \quad [\text{for } HfO_2]$$

$$I_d = (\epsilon SiO_2 / t_{ox}) (W/L) (V_{gs} - V_t) V_{ds} - V_{ds}^2 / 2 \quad [\text{for } SiO_2]$$

$$t_{ox} = 1 \text{ to } 9 \text{ nm}$$

$$u = 580$$

$$\epsilon HfO_2 = 19.6 \times 8.85 \times 10^{-14}$$

$$W = 20 \times 10^{-4}$$

$$L = 1 \times 10^{-4}$$

$$V_{gs} = 5V$$

$$V_t = 0.7V$$

$$V_{ds} = 0.05V$$




Figure4. Algorithm for plotting graph between  $I_d$  and  $t_{ox}$  For  $SiO_2$  &  $HfO_2$

III. EXPERIMENT AND RESULT

Vth vs L Graphs For Silicon Oxide And Hafnium Oxide

Table 1. Threshold voltage values For different Channel length (SiO<sub>2</sub>) Without Varying Pocket Doping




Figure5. Vth vs L Without Varying Pocket Doping (SiO<sub>2</sub>)




Figure6. Vth vs L Without Varying Pocket Doping (HfO<sub>2</sub>)

SiO <sub>2</sub>	HfO <sub>2</sub>
The threshold voltage gets reduced to a great extent as the channel length is reduced because the charge sharing effect gets reduced	As the dielectric constant is more than SiO <sub>2</sub> (i.e. 19.6) therefore the threshold voltage reduces more as compared to SiO <sub>2</sub> for shorter channel lengths and hence DIBL effect reduces to a greater extent as compared to SiO <sub>2</sub> .
Off state leakage current increases due to the sensitivity of the source, channel barrier to the drain potential or DIBL this is SCE which is increased due to the shortening of the channel length	Off state leakage current is decreased to a greater extent because the dielectric constant is more as compared to SiO <sub>2</sub> . Thus, charge sharing effect between source, drain region and channel (DIBL) effect is reduced as compared to SiO <sub>2</sub> .

Threshold Voltage versus channel length graphs of  $HfO_2$  &  $SiO_2$  By Varying Pocket Doping




Figure7. Vth vs L Varying Pocket Doping ( $SiO_2$ )




Figure8. Vth vs L Varying Pocket Doping ( $HfO_2$ )

Table2. Threshold voltage values For different Channel length ( $SiO_2$ ) By Varying The Pocket Doping

Channel Length(L in um)	Vt(V)	$\Delta V_{to}(V)$	$V_{th}=V_t-V_{to}$
0.8	0.6085	0.358	0.25
0.7	0.605	0.41	0.196
0.6	0.6383	0.4783	0.16
0.5	0.724	0.574	0.15
0.4	0.8625	0.7175	0.145
0.3	1.1216	0.9566	0.165
0.2	1.685	1.435	0.25

Table3. Threshold voltage values For different Channel length ( $SiO_2$ ) By Varying The Pocket Doping

Channel length L(um)	Vt(V)	$\Delta V_{to}$	$V_{th}=V_t-\Delta V_{to}$
0.8	0.0219	0.0165	0.005159
0.7	0.0220	0.0191	0.0029
0.6	0.0222	0.0223	-0.00004
0.5	0.0225	0.0268	-0.0042
0.4	0.0229	0.0335	-0.0105
0.35	0.0232	0.0382	-0.0150
0.3	0.0236	0.044666	-0.02105
0.2	0.0249	0.067	-0.042091
0.1	0.0285	0.134	-0.1054

Table4. Comparison Of Vth vs L Graph Between (SiO<sub>2</sub>) & (HfO<sub>2</sub>) By Varying Pocket Doping

SiO <sub>2</sub>	HfO <sub>2</sub>
We can reduce the channel length till 0.2um	We can reduce the channel length till 0.44um
Threshold voltage varies between 0V to 0.30V	Threshold voltage reduces to a considerable extent between 0V to -0.1V as compared to SiO <sub>2</sub>

I<sub>d</sub> vs tox Graph Of SiO<sub>2</sub> And HfO<sub>2</sub>:




Table5. Comparison Of Id vs tox Graph Between Between (SiO<sub>2</sub>) & (HfO<sub>2</sub>)

SiO <sub>2</sub>	HfO <sub>2</sub>
<p>Drain Current is dependent on the capacitance of the oxide layer and <math>C = \frac{K\epsilon_0 A}{d}</math> also</p> <p><math>C = \epsilon_{ox} / T_{ox}</math>. As the thickness is reduced so the capacitance increases and hence the drain current is increased slowly up to a certain point after that the current increases sharply</p>	<p>As <math>C = \frac{K\epsilon_0 A}{d}</math> and the value of the dielectric constant is more for HfO<sub>2</sub> as compared to SiO<sub>2</sub> therefore the capacitance increases more for HfO<sub>2</sub> and the drain current increases more as compared to SiO<sub>2</sub></p>

<p>Mobility of the electrons is directly proportional to the drain current as the drain current increases for the shorter thickness of SiO<sub>2</sub> layer so the mobility of electrons increases and the time taken by the electrons to reach from source to the drain decreases.</p>	<p>As the value of the dielectric constant is more as compared to SiO<sub>2</sub> so the drain current increases more hence the mobility of the electrons to reach from source to drain decreases and device current increases.</p>
<p>When the gate voltage is at threshold voltage or above value the channel is formed .The formation of the channel is basically the induced opposite charges. when the positive gate voltage is applied electrons are induced in the channel. If the thickness of the SiO<sub>2</sub> layer is increased the probability of opposite charge is decreased. So the current flow is restricted.</p>	<p>As the threshold voltage is lesser for HfO<sub>2</sub> for reduction of channel length, less gate voltage is required for the formation of the channel and for less gate voltage more opposite charges are induced and the channel formation takes place more easily as the dielectric constant value is more for HfO<sub>2</sub>.</p>

V<sub>t</sub> versus t<sub>ox</sub> Graph For SiO<sub>2</sub> And HfO<sub>2</sub>:




Figure11. V<sub>t</sub> vs tox For (SiO<sub>2</sub>)

Fig12. V<sub>t</sub> vs tox For (HfO<sub>2</sub>)

Table6. Comparison of V<sub>t</sub> vs tox Graph Between SiO<sub>2</sub> And HfO<sub>2</sub>

SiO <sub>2</sub>	HfO <sub>2</sub>
<p>The main reason of reducing the thickness of the oxide layer is to decrease the applied threshold voltage to the gate . The channel is started to form at this threshold voltage. So, if the thickness is small then the opposite charge is easily induced and form</p>	<p>Threshold voltage is reduced to a greater extent as compared to SiO<sub>2</sub> for shorter thickness of the oxide layer so the channel is started to form at this threshold voltage.</p>

<b>the channel</b>	
<b>Thinner oxide layer means larger oxide capacitance .The Oxide capacitances raise the on state current which is very much desirable to drive the device with high speed.</b>	<b>Oxide capacitance is more as compared to SiO<sub>2</sub> hence the on state current is more and device speed is more as compared to SiO<sub>2</sub>.</b>

#### IV.CONCLUSION

In this project aim is to plot graphs between different parameters of SiO<sub>2</sub> and HfO<sub>2</sub> and comparative analysis of the features of the graph of both the oxides. The threshold voltage was at first varied with the channel length by keeping the pocket dose constant, then threshold voltage and channel length is varied by changing the pocket dose (doping). Pocket doping varied with channel length .So, the detail study of the pocket doping profile is needed to construct an appropriate modeling of the threshold voltage. For further miniaturization of the device the thickness of the oxide layers were varied with respect to the threshold voltage and drain current and the graph is obtained between these parameters through MATLAB. The silicon dioxide shows larger leakage current, lesser capacitance which leads to lower device current and lesser circuit speed. On the contrary the high -K dielectric material shows lesser leakage current and increased device performance by higher capacitance which enhances device current and speed.HfO<sub>2</sub> shows that the channel is formed much faster as the charges are induced more easily for small threshold voltage when the oxide thickness is increased and almost constant charges flows from source to drain thus causing larger capacitance .The comparative study shows that the power consumption is reduced to a great extent and device performance is enhanced for HfO<sub>2</sub> (High K dielectric material) output current also increases.

#### REFERENCES

- [1] G. D. Wilk, R. M. Wallace, and J. M. Anthony, J. Appl. Phys. 89, 5243 2001.
- [2] J. Robertson, Rep. Prog. Phys. 69, 327 2006.
- [3] D.-Y. Cho, T. J. Park, K. D. Na, J. H. Kim, and C. S. Hwang, Phys. Rev. B 78, 132102 2008.
- [4] N. D. Afify, G. Dalba, U. M. K. Koppolu, C. Armellini, Y. Jestin, and F. Rocca, Mater. Sci. Semicond. Process. 9, 1043 2006.
- [5] Kai Chen and Chenming Hu - "Performance and Vdd scaling in deep sub micrometer CMOS"
- [6] The Origins of MATLAB By Cleve Moler
- [7] "A predictive semi-analytical threshold voltage model for deep-submicron MOSFET's" -By Lim, Zhou, Zu, Ho, Loiko, Lau, Tse, Choo
- [8] "An Analytical Model of Short Channel Effects in Sub-Micron MOS Devices"-AJAY KUMAR SINGH
- [9] Ritesh Gupta, Mridula Gupta, R.S. Gupta" Generalized guide for MOSFET miniaturization "
- [10] Vivek K. De and James D. Meindl" An analytical Threshold voltage and sub-threshold current model for short channel MOSFET "
- [11] Sung-Mo, Yusuf - "CMOS digital integrated circuits"
- [12] N. D. Afify, G. Dalba, and F. Rocca, J. Phys. D: Appl. Phys. 42, 115416 2009.
- [13] D. A. Neumayer and E. Cartier, J. Appl. Phys. 90, 1801 2001.
- [14] J. Morais, L. Miotti, K. P. Bastos, S. R. Teixeira, I. J. R. Baumvol, A. L. P. Rotondaro, J. J. Chambers, M. R. Visokay, L. Colombo, and M. C. Martins Alves, Appl. Phys. Lett. 86, 212906 2005.
- [15] L. Armelao, D. Bleiner, V. Di Noto, S. Gross, C. Sada, U. Schubert, E. Tondello, H. Vonmont, and A. Zattin, Appl. Surf. Sci. 249, 2772005.
- [16] M. Grilli, F. Menchini, A. Piegari, D. Alderighi, G. Toci, and M. Vannini, Thin Solid Films 517, 17312009.
- [17] S. M. Edlou, A. Smajkiewicz, and G. A. Al-Jumaily, Appl. Opt. 32, 5601 1993.
- [18] R. B. Tokas, N. K. Sahoo, S. Thakur, and N. M. Kamble, Curr.Appl. Phys. 8, 5892008.
- [19] J.D.Marshall "Performance limits of silicon enhancement/depletion MOSFET integrated circuit", Stanford University, CA,Tech pp 46-47.
- [20] Xing Zhou, Khee Yong Lim - "A general approach to compact threshold Voltage formulation based on 2-D numerical simulation and experimental correlation for deep. sub-micron VLSI technology development"
- [21] Resve Saleh, Michael Benoit and Pete McCrorie - "Power distribution planning"
- [22] Haldun H. - "Digital microelectronics"
- [23] Weste, Eshraghian - "Principles of CMOS VLSI Design"