Modified Interleaved DC-DC Converter with Low Switch Voltage Stress for Battery Charging Application

Anu V¹, Beena M Varghes ², Rani Thomas ³

¹Post Graduate student, ²Associate Professor, Department of EEE, Mar Athanasius College of Engineering, Kothamangalam, Kerala India
³Assistant Professor, Department of Mathematics, Mar Athanasius College of Engineering, Kothamangalam, Kerala India

Abstract - Interleaved buck converters are widely used in many industrial applications where a large output current is required. The input and output filter requirements are reduced and the converter dynamics are enhanced using the interleaved technology. But voltage stress across the switches is higher than the desirable level. So as to eliminate the voltage stress across the switches, converters using Series Capacitors were designed. But such converters suffer from start up voltage stress problem. In the proposed converter, two input capacitors are series charged by the input voltage and parallel discharged by a new two phase interleaved buck converter for providing a much higher step-down conversion ratio without adopting an extreme short duty cycle. The modified converter is simulated in MATLAB/SIMULINK R2014. The switching pulses for the switches are generated using PIC16F877A and the hardware prototype of the proposed converter is also implemented.

Index Terms- Interleaved, Buck Converter, Switch Voltage Stress.

Introduction

Interleaving High performance DC-DC converter with high step-down conversion ratios find its applications in battery charger and distributed power system. Interleaved buck converter has received a lot of attention because of its simple structure and low control complexity. The input and output filter requirements are reduced and the converter dynamics are enhanced using the interleaved technology.

However, in conventional interleaved buck converters, the active switching devices suffer from input voltage; it means that all the switches have to block the input voltage \( V_{in} \) i.e., in high input voltage applications the voltage stress of all switches is equal to the input voltage. As a result devices with high voltage rating i.e., devices with voltage rating rated above the input voltage is to be used. High voltage rated devices are generally with poor characteristics such as high cost, large ON-resistance, large voltage drop, severe reverse recovery, etc. Also the interleaved buck converters suffers from an extremely small duty ratio when a high voltage conversion ratio is required. In addition, the two inductor current need to be balanced using a dedicated control strategy. Although, conventional interleaved buck converter has disadvantages, it posses advantages of power distribution, current ripple cancellation, fast transient response, and passive components size reduction. Due to high voltage stress of switches and diodes, interleaved buck converters has high switching losses and losses related to the diode reverse recovery time [5]. For high input voltage and high step-down applications, it operates with extremely small Duty cycle which causes very short regulation period, particularly at high switching frequencies [3]. Also, at small duty cycles, switch peak current increases. It can be summarized as, if the switching frequency is pushed into the HF range, not only do switching losses become prohibitively large but the on-time of the high side switch is extremely short in high voltage conversion ratio applications. Operating with low duty ratios leads to higher than desirable switch stress ratings. In order to overcome the drawbacks of the conventional interleaved buck converters, a Series-Capacitor (SC) buck converter was introduced [2]. The converter only adds a single capacitor to the conventional two-phase buck converter. The reduced switch-voltage stress contributes to a higher efficiency. However, during the start-up of the converter all the switches have to block the input voltage \( V_{in} \) at this transient. Thus, the voltage rating of the switch is determined by the above factor. In order to solve the problem of voltage stress during start-up, a modified SC high conversion ratio DC-DC
A converter was designed [1]. Here, the switch voltages do not increase during the start-up. As a result the efficiency of the modified converter circuit gets improved.

The conversion ratio is further improved in the modified converter by adding a new voltage divider circuit. Due to the capacitive voltage division, the main aim of the new voltage divider circuit in the converter circuit are storing energy in the blocking capacitors for increasing the step down conversion ratio and also reducing voltage stresses faced by the active switches. Hence, this topology possesses the low switching voltage stress characteristic, which will allow one to choose lower voltage rating MOSFETs to reduce both the switching and conduction losses, and the overall efficiency is consequently improved. Due to the charge balance of the blocking capacitor, the converter features automatic and uniform current sharing characteristic of the interleaved phases without adding extra circuitry or complex control methods [1].

II. DC-DC CONVERTER IN BATTERY CHARGERS

Figure I show the circuit of arrangement of a Modified Series Capacitor BUCK converter. The switches $S_1$, $S_3$ and $S_4$ in the Series Capacitor buck converter need to block only $V_{in}/2$ because the voltage of the capacitor $C_1$ is $V_{in}/2$ in the steady-state condition. The voltage of only $S_2$ is required to block the input voltage. The reduced switch voltage stress contributes to a higher efficiency. However, during the start-up of the converter, $C_1$ begins charging from zero voltage due to the existence of $S_1$. Therefore, all the switches have to block the input voltage $V_{in}$ at this transient. As a result a modified SC buck converter was introduced [2].

![Figure 1. Deriving the Modified Series Capacitor Buck Converter [2].](image)

The voltage stress across the switches can be further reduced by adding an additional capacitor voltage divider. Based on the capacitive voltage division, the main objectives of the new voltage divider circuit in the converter are for both storing energy in the blocking capacitors for increasing the step-down conversion ratio and reducing voltage stresses of active switches. As a result, the converter topology shown in figure III possesses low switch voltage stress characteristic. This will allow one to choose lower voltage rating MOSFETs to reduce both switching and conduction losses, and the overall efficiency is consequently improved [1].

![Figure 2. Modified Series Capacitor Buck Converter.](image)
The conduction losses contributed by the diodes $D_1$ and $D_2$ can be further reduced by replacing them with switches $S_{1c}$ and $S_{2c}$ as shown in figure IV. Same gate pulses are given to switches $S_{1a}$, $S_{1b}$ and $S_{1c}$ and similarly to $S_{2a}$, $S_{2b}$ and $S_{2c}$. Hence the addition of switches $S_{1c}$ and $S_{2c}$ does not demand an improved control strategy.

III. OPERATING PRINCIPLE

The operating principle can be explained using four modes of operation. The proposed circuits consist of six power switches, four capacitors and two inductors. The capacitors reduce the voltage stress across the switches based on capacitive voltage division.

Figure 1. Mode 1: Fig.6 In this mode, the switches $S_{1a}$, $S_{1b}$ and $S_{1c}$ are turned on, whereas $S_{2a}$, $S_{2b}$ and $S_{2c}$ are turned off. During this mode, current $i_{L1}$ freewheels through $S_{1c}$ and $L_1$ is releasing energy to the output load.
However, current $i_{L2}$ provides two separate current paths through $C_A$ and $C_B$. The first path starts from $S_{1a}$, through $S_{1a}, C_A, L_2, C_0$ and $R$, and $S_{1c}$ and then back to $C_1$ again. Hence, the stored energy of $C_1$ is discharged to $C_A, L_2$, and output load. The second path starts from $C_B$, through $L_2, C_0$ and $R$, and $S_{1b}$ and then back to $C_B$ again. In other words, energy of $C_B$ is discharged to $L_2$ and output load. Therefore, during this mode, $i_{L2}$ is increasing, and $i_{L1}$ is decreasing.

![Figure 6. Mode 1 Operation](image)

Mode 2: In this mode, the switches $S_{1a}, S_{1b}$ and $S_{2a} and S_{2b}$ are turned off, whereas $S_{1c}$ and $S_{2c}$ are turned ON. Current $i_{L1}$ and $i_{L2}$ freewheels through $S_{2c}$ and $S_{2c}$, $i_{L1}$ and $i_{L2}$ decreases linearly.

![Figure 7. Mode 2 Operation](image)

Mode 3: In this mode, the switches $S_{1a}, S_{1b}$ and $S_{1c}$ are turned off, whereas $S_{2a}, S_{2b}$ and $S_{2c}$ are turned ON. During this mode, current $i_{L2}$ freewheels through $S_{2c}$ and $L_2$ is releasing energy to the output load. However, current $i_{L1}$ provides two separate current paths through $C_A$ and $C_B$. The first path starts from $C_A$, through $L_1, C_0$ and $R, S_{2c}, C_B$ and $S_{2a}$ and then back to $C_2$ again. Hence, the stored energy of $C_2$ is discharged to $C_B, L_1$, and output load. The second path starts from $C_A$, through $S_{2b}, L_1, C_0$ and $R$, and $S_{2c}$ and then back to $C_A$ again. In other words, energy of $C_A$ is discharged to $L_1$ and output load. Therefore, during this mode, $i_{L1}$ is increasing, and $i_{L2}$ is decreasing.

Mode 4: Mode 4 is similar to mode2 operation. The switches $S_{1a}, S_{1b}$ and $S_{2a}$ and $S_{2b}$ are turned off, whereas $S_{1c}$ and $S_{2c}$ are turned ON. Here, as in case of mode2, current $i_{L1}$ and $i_{L2}$ freewheels through $S_{1c}$ and $S_{2c}$ respectively, $i_{L1}$ and $i_{L2}$ decreases linearly.

![Figure 8. Mode 3 Operation](image)
IV. DESIGN OF COMPONENTS

The circuit is designed for battery charging application for e.g. Laptop battery chargers, with an input voltage of 290V and output of 19.5 V. The switching frequency is 40 kHz and load resistance is assumed to be 5Ω. Consider the Volt-Sec balance condition of the inductors L1 and L2, from figure V:

\[(0.5V_{in} - V_0) = V0 (1 - D) T_s\]  

(1)

From equation (2), the duty ratio is 0.15. Voltage ripple is chosen as 0.1 and current ripple 0.40I_L.

\[L \geq \frac{V_o * (1 - D)}{0.04 * f_{sw} * I_L} = 530\mu H\]  

(2)

\[C \geq \frac{I_o * (D)}{0.1 * 4 * f_{sw}} = 36\mu F\]  

(3)

Choose a capacitor of 220 \mu F so as to obtain a steady voltage.

V. SIMULATION PARAMETERS

The simulation parameters used for the modified DC-DC converter for battery charging application are shown in

<table>
<thead>
<tr>
<th>TABLE I: SIMULATION PARAMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Components</td>
</tr>
<tr>
<td>---------------------</td>
</tr>
<tr>
<td>Input Voltage</td>
</tr>
<tr>
<td>Output Voltage</td>
</tr>
<tr>
<td>Load Resistance</td>
</tr>
<tr>
<td>Duty Ratio</td>
</tr>
<tr>
<td>L1 and L2</td>
</tr>
<tr>
<td>C1, C2 and C0</td>
</tr>
<tr>
<td>C4, C5</td>
</tr>
</tbody>
</table>

VI. SIMULATION RESULTS

The modified converter is simulated in MATLAB/SIMULINK R2014 with an input of 290V and output 19.5 V. The switching frequency is taken as 40 KHz and duty ratio is 15%. The switching sequences are shown in figure IX. Gate pulse to S_{1a} is similar to S_{1b} and S_{2c}. Similarly pulses to S_{2a}, S_{2b} and S_{2c} are similar.

![Figure 9. Switching pulses to S_{1a} and S_{2a}](image-url)
Figure 10. (a) Output Voltage (b) Output Current

Figure 10. Voltage stress across (a) $S_{1a}$ (b) $S_{1b}$ (c) $S_{1c}$

Fig 11. Shows the voltage stress across the switches across $S_{1a}$, $S_{1b}$ and $S_{1c}$ with an input voltage of 290 V.

Figure 11. Voltage Stress across (a) $S_{2a}$ (b) $S_{2b}$ (c) $S_{2c}$

Fig.12 shows the voltage stress across the switches $S_{2a}$, $S_{2b}$ and $S_{2c}$ with an input voltage of 290 V and Figure 10 shows the output voltage and current and is observed that, the ripple in $V_o$ is minimum which is $5.128 \times 10^{-4}$.

VII. PERFORMANCE ANALYSIS

For analysis of the converter, it is assumed that all the components are ideal and the system is under steady state.
From Fig 13 It is observed that, at lower duty ratio, the voltage ripple and voltage stress across the switches are minimum and hence the modified converter is operated at a lower duty ratio of 0.15.

Hence the total losses are comparatively lower for the modified converter than that of the conventional converter. In spite of increased number of switches in the modified converter the losses are still minimum due to the presence of Zero Voltage Switching and Zero Current Switching.
EXPERIMENTAL SETUP AND RESULTS

For the purpose of hardware implementation, a prototype is designed and the hardware is implemented with an input of 60V, output 5 V and frequency of 20 kHz.

**TABLE II: COMPONENTS USED FOR PROTOTYPE**

<table>
<thead>
<tr>
<th>Components</th>
<th>Rating</th>
</tr>
</thead>
<tbody>
<tr>
<td>Inductors</td>
<td>1.5 mH</td>
</tr>
<tr>
<td>Capacitor</td>
<td>47 μF</td>
</tr>
<tr>
<td>Load Resistance</td>
<td>5Ω</td>
</tr>
<tr>
<td>Controller</td>
<td>PIC16F877A</td>
</tr>
<tr>
<td>MOSFET</td>
<td>IRF540</td>
</tr>
<tr>
<td>Driver IC</td>
<td>TLP250</td>
</tr>
</tbody>
</table>
Figure 17. Experimental setup

Figure 18 shows, the experimental setup and XIX shows the switching pulses. The pulses are generated using PIC16F877A. A program is written which uses the six pins of PORTB (pin 33-pin 38) to generate switching pulses for the switches.

Figure 18. Switching pulses

Figure 19. Output Voltage

Conclusion

In the proposed converter, two of the input capacitors are series charged by the input and parallel discharged by the new two-phase interleaved buck converter so that it provides a much higher step-down conversion ratio without adopting an extremely shorter duty ratio. Based on the capacitive voltage division, the main aim of new
voltage-divider circuit in the converter are both storing energy in blocking capacitors for increasing the step down conversion ratio and reducing voltage stresses of active switches. As a result, it is observed that the voltage stress across the switches is considerably reduced. The presence of ZVS and ZCS in the circuit contributes to a further reduction in the voltage stress. The voltage stress across the switches is 150V across $S_{1a}$, $S_{2b}$ and $S_{2a}$, 120V across $S_{1b}$ and $S_{1c}$, 36V across $S_{2c}$ with an input of 290V. Thus, it requires semiconductor devices with lower voltage ratings. The Modified DC-DC buck converter gives an output voltage of 19.5V for the given input and finally, a 60V input voltage, 5V output voltage, and 20 kHz frequency prototype circuit has been implemented in the laboratory to verify the performance. It is seen that the resulting experimental results indeed show great agreement with the simulation results. The converter finds its application in laptop battery chargers.

ACKNOWLEDGMENT

I would like to express my heartfelt gratitude to Prof. Beena M Varghese, EEE Department, MA College of Engineering, for providing me guidance and motivation to accomplish my work. She has been very patient and has given me immense freedom during the course of work. I would also like to thank Prof. Rani Thomas and Prof. Mohitha Thomas for their support and motivation throughout the completion of this work.

REFERENCES


R. Nicole, “Title of paper with only first word capitalized,” J. Name Stand. Abbrev., in press.